Term
|
Definition
| devices that process time-varying signals that can take on any value over some continuous range |
|
|
Term
|
Definition
| also process time-varying signals that can take on any value over some continuous range, but we can treat them as if hey only take on discrete value, usually two values (1 or 0, true or false, high or low) |
|
|
Term
|
Definition
| microprocessor(cpu), memory(ram), input and output devices, |
|
|
Term
| central processing unit (CPU) |
|
Definition
| ALU (arithmetic logic unit), Control Unit (CU), registers and transfer logic, clock circuitry (for synchronous applications) |
|
|
Term
|
Definition
| in digital systems are numbers and other binary coded information that are operated on to achieve some result |
|
|
Term
|
Definition
| the decimal value of a number is the weighted sum of the numbers digits |
|
|
Term
|
Definition
|
|
Term
| most significant bit (msb) |
|
Definition
|
|
Term
| lest significant bit (lsb) |
|
Definition
|
|
Term
|
Definition
|
|
Term
|
Definition
|
|
Term
|
Definition
| when adding up a column produces an overflow to the next column |
|
|
Term
|
Definition
| when a column recieves an overflow |
|
|
Term
|
Definition
|
|
Term
|
Definition
| a particular combination of n-bit values |
|
|
Term
| Binary Coded Decimal (BCD) |
|
Definition
| a binary code for decimal numbers. each decimal digit (0-9) is represented by a 4-bit unsigned binar number |
|
|
Term
|
Definition
| code in which only one bit of a code word changes between each pair of successive code words |
|
|
Term
|
Definition
| has the property that the corruption of a code word yields a non-code word. |
|
|
Term
|
Definition
| gives a 1 (true) output if both of its inputs are 1s and otherwise produces a 0 (false) output |
|
|
Term
|
Definition
| give a 1 out put if any one of its inputs is a 1 |
|
|
Term
|
Definition
| also called inverter gives a 1 output when the input is 0 and 0 when is 1 |
|
|
Term
|
Definition
| basic unit of storage or memory, that can store a single zero or a single one |
|
|
Term
|
Definition
| many transistors on a single chip, that is used to construct digital circuits |
|
|
Term
|
Definition
| a logic circuit whose outputs only depend upon the current values of the inputs |
|
|
Term
|
Definition
| logic cirucuit whose outputs depend upon the current and past values of the inputs. |
|
|
Term
|
Definition
| a single variable or its complement i.e A, barB |
|
|
Term
|
Definition
| a single literal or a logical product of two re more literals |
|
|
Term
|
Definition
| a single literal or a logical sum (OR) of two more litereals, i.e. A + B, A + B + barC |
|
|
Term
|
Definition
| a product or sum term in which no variable appears more than once |
|
|
Term
|
Definition
| a normal product term consisting of n literals |
|
|
Term
|
Definition
| a normal sum term consisting of n literals |
|
|
Term
|
Definition
| canonical product of sums |
|
|
Term
|
Definition
| a graphical method for obtaining a MSOP or MPOS |
|
|
Term
|
Definition
| Very-High-speed integrated circuits hardware description language (hdl) |
|
|
Term
|
Definition
behavioral
dataflow
structural |
|
|
Term
|
Definition
| this style describes the behavior of a circuit in a "program-like" algorithmic manner |
|
|
Term
|
Definition
| models the information (or dataflow) behavior over time of combinatorial logic |
|
|
Term
|
Definition
| you can define your own gates and higher level circuits and compile them into your own library |
|
|
Term
|
Definition
| all input and output signals are active high and maps 1 and low maps to 0 |
|
|
Term
|
Definition
| all input and output signals are active low and maps 0 and low maps to 1 |
|
|
Term
|
Definition
| both active high and active low signals are allowed |
|
|
Term
|
Definition
| two 1 bit values plus carry in |
|
|
Term
|
Definition
| a digital circuit that receives two one but numbers and a carry in and generate some-bit sum and a carry out |
|
|
Term
|
Definition
| slow, the msb of the sum and carry out fo the msb will not be valid until the carry propagates through every previous bit position. the entire sum and carry out are valid after n full adder delays |
|
|
Term
|
Definition
| a combinatorial circuit that encodes (assigns a code word) to 1 of m objects. |
|
|
Term
|
Definition
| a combinatorial circuit that decode and n-bit code word |
|
|
Term
|
Definition
| a combinatorial circuit that performs a selection operation. chooses one of several input lines and connects it to a single output line |
|
|
Term
|
Definition
| a combinatorial circuit that connects a single input to one of several possible outputs |
|
|
Term
|
Definition
| determines if values represented by a one n bit number is greater than equal to, or less than the other n bit number |
|
|
Term
|
Definition
| either generates a parity bit for a word or checks the parity of a word. |
|
|
Term
|
Definition
| performs binary addition/subtraction |
|
|
Term
|
Definition
| allows output ports to have a value fo logical 0, l, or Hi-Z |
|
|
Term
|
Definition
| a "cross-coupled" a pair of NOR gates |
|
|
Term
|
Definition
| a "cross-couple" pair of nand gates |
|
|
Term
|
Definition
| (sometimes called a control input, C) |
|
|
Term
|
Definition
| a circuit modification that eliminates the "undefined" state |
|
|
Term
|
Definition
| latch is transparent in its activated state because any changes are in its input are reflected in changes to its output(a classic combinatorial behavior) |
|
|
Term
|
Definition
combine 2 latches so that:
1 the inputs to the flip-flop control its
state while the clock is logical 2
the outputs only change when the pulse is logical 0 |
|
|
Term
|
Definition
| the flip-flop triggers only during a control signal transition from 0 to 1 |
|
|
Term
| Programmable Logic Device PLD |
|
Definition
| a circuit that can be reconfigured by the designer to perform any one of the variety of circuit functinos |
|
|
Term
| field-programmable gate array FPGA |
|
Definition
| means that the user, as contrasted to the manufacturer can program the chip |
|
|
Term
|
Definition
The information is usually
placed on the ROM at the factory. You cannot erase or
rewrite over the stored information (hence the term “read
only”). |
|
|
Term
| RAM, Random Access Memory |
|
Definition
|
|
Term
|
Definition
| addressable collection of cells, each cell holds a word of data |
|
|
Term
| dynamic random access memory DRAM |
|
Definition
| based on a simple circuit containing a transitor and a capacitor (called a memory cell int a dram) |
|
|
Term
|
Definition
| cells arranged in columns called bitlines & rows called wordlines. dynamic ram is relatively slow but it is also very cheap. |
|
|
Term
|
Definition
| faster and more expensive than dram. it uses flip=flops for bit storage and doesn't need to be rfreshed |
|
|
Term
|
Definition
| specific type of EEPROM, inexpensive and non-volatile |
|
|
Term
|
Definition
| an application of higher perforamce RAM technology. |
|
|
Term
|
Definition
| hold numbers calle accumulators |
|
|
Term
|
Definition
| hold addresses of words in a computers memory |
|
|
Term
| register transfer language (rtl) |
|
Definition
| an intermediate language for specifying computation, used in electronics design industry for hardware description (vhdl) |
|
|
Term
|
Definition
| consist of registers and alu's. hardware through which data flows while it is beign processed |
|
|
Term
|
Definition
| very low level instruction used to implement more complex machine instructions |
|
|
Term
|
Definition
| refers to both conceptual design of a computer system and fundamental operational structure |
|
|
Term
|
Definition
| the binary language in which cpu instructions are coded |
|
|
Term
|
Definition
| short or operational codes, portion of a machine language instruction that specifies the operation to be performed |
|
|
Term
| instruction set architecture (ISA) |
|
Definition
| the complete specification of opcodes and their operands |
|
|
Term
|
Definition
| one step up from machine code, platform independent |
|
|
